• English
    • Ελληνικά
    • Deutsch
    • français
    • italiano
    • español
  • español 
    • English
    • Ελληνικά
    • Deutsch
    • français
    • italiano
    • español
  • Login
Ver ítem 
  •   DSpace Principal
  • Επιστημονικές Δημοσιεύσεις Μελών ΠΘ (ΕΔΠΘ)
  • Δημοσιεύσεις σε περιοδικά, συνέδρια, κεφάλαια βιβλίων κλπ.
  • Ver ítem
  •   DSpace Principal
  • Επιστημονικές Δημοσιεύσεις Μελών ΠΘ (ΕΔΠΘ)
  • Δημοσιεύσεις σε περιοδικά, συνέδρια, κεφάλαια βιβλίων κλπ.
  • Ver ítem
JavaScript is disabled for your browser. Some features of this site may not work without it.
Todo DSpace
  • Comunidades & Colecciones
  • Por fecha de publicación
  • Autores
  • Títulos
  • Materias

Efficient Circuit Reduction in Limited Frequency Windows

Thumbnail
Autor
Floros G., Evmorfonoulos N., Stamoulis G.
Fecha
2019
Language
en
DOI
10.1109/SMACD.2019.8795231
Materia
Integrated circuit manufacture
Timing circuits
Balanced truncation
Circuit reduction
Efficient simulation
Error estimates
Frequency windows
Model order reduction
Reduced order models
Specific frequencies
Circuit simulation
Institute of Electrical and Electronics Engineers Inc.
Mostrar el registro completo del ítem
Resumen
Model Order Reduction (MOR) has become key enabler for the efficient simulation of large circuit models. MOR techniques based on Balanced Truncation (BT) offer very good error estimates and can provide compact models with any desired accuracy over the whole range of frequencies (from DC to infinity). However, in most applications the circuit is only intended to operate at specific frequency windows, which means that the reduced-order model can become unnecessarily large to achieve approximation over all frequencies. In this paper, we present a frequency-limited approach which, combined with low-rank factorized solution, can handle large input models and provably leads to reduced-order models that are either smaller or exhibit better accuracy than full-frequency BT. © 2019 IEEE.
URI
http://hdl.handle.net/11615/71613
Colecciones
  • Δημοσιεύσεις σε περιοδικά, συνέδρια, κεφάλαια βιβλίων κλπ. [19735]

Ítems relacionados

Mostrando ítems relacionados por Título, autor o materia.

  • Thumbnail

    A Sparsity-Aware MOR Methodology for Fast and Accurate Timing Analysis of VLSI Interconnects 

    Garyfallou D., Antoniadis C., Evmorfopoulos N., Stamoulis G. (2019)
    Signoff timing analysis is essential in order to verify the proper operation of VLSI circuits. As process technologies scale down towards nanometer regimes, the fast and accurate timing analysis of interconnects has become ...
  • Thumbnail

    A Placement-Aware Soft Error Rate Estimation of Combinational Circuits for Multiple Transient Faults in CMOS Technology 

    Paliaroutis G.I., Tsoumanis P., Evmorfopoulos N., Dimitriou G., Stamoulis G.I. (2019)
    A considerable disadvantage that comes with the downscaling of the CMOS technology is the ever-increasing susceptibility of Integrated Circuits (ICs) to soft errors. Therefore, the study of the radiation-induced transient ...
  • Thumbnail

    Statistical Estimation of Leakage Power Bounds in CMOS VLSI Circuits 

    Bountas D., Evmorfopoulos N., Dimitriou G., Dadaliaris A., Floros G., Stamoulis G. (2021)
    A statistical approach for the estimation of maximum and minimum leakage power in CMOS Very Large Scale Integration (VLSI) circuits is proposed in this paper. The approach is based on the discipline of statistics known as ...
htmlmap 

 

Listar

Todo DSpaceComunidades & ColeccionesPor fecha de publicaciónAutoresTítulosMateriasEsta colecciónPor fecha de publicaciónAutoresTítulosMaterias

Mi cuenta

AccederRegistro
Help Contact
DepositionAboutHelpContacto
Choose LanguageTodo DSpace
EnglishΕλληνικά
htmlmap