Statistical Estimation of Leakage Power Bounds in CMOS VLSI Circuits
Ημερομηνία
2021Γλώσσα
en
Λέξη-κλειδί
Επιτομή
A statistical approach for the estimation of maximum and minimum leakage power in CMOS Very Large Scale Integration (VLSI) circuits is proposed in this paper. The approach is based on the discipline of statistics known as extreme value theory, and incorporates some important recent developments that have appeared in the literature. Experiments upon standard benchmark circuits show that estimates with a relative error of 5% on average (at a 99.99% confidence level) can be easily attained using no more than 3000 input vectors in all occasions. © 2021 ACM.
Collections
Related items
Showing items related by title, author, creator and subject.
-
A Sparsity-Aware MOR Methodology for Fast and Accurate Timing Analysis of VLSI Interconnects
(2019)Signoff timing analysis is essential in order to verify the proper operation of VLSI circuits. As process technologies scale down towards nanometer regimes, the fast and accurate timing analysis of interconnects has become ... -
A Placement-Aware Soft Error Rate Estimation of Combinational Circuits for Multiple Transient Faults in CMOS Technology
(2019)A considerable disadvantage that comes with the downscaling of the CMOS technology is the ever-increasing susceptibility of Integrated Circuits (ICs) to soft errors. Therefore, the study of the radiation-induced transient ... -
Simulation-Based Maximum Coverage Hazard Detection and Elimination Analysis, Supporting Combinational Logic Loops
(2022)We demonstrate an iterative simulation-based maximum coverage detection and elimination analysis of logic-hazards for combinational logic loops. Although the focus is on asynchronous circuits with such feedbacks, it is ...