Εμφάνιση απλής εγγραφής

dc.creatorChioktour V., Kakarountas A.en
dc.date.accessioned2023-01-31T07:45:28Z
dc.date.available2023-01-31T07:45:28Z
dc.date.issued2022
dc.identifier10.3390/electronics11193193
dc.identifier.issn20799292
dc.identifier.urihttp://hdl.handle.net/11615/72799
dc.description.abstractSafety-critical systems embedding concurrent on-line testing techniques are vulnerable to design issues causing the degradation of totally self-checking (TSC) property, which is proved to be fatal for further operations (e.g., space electronics, medical devices). In addition to the exploration of the degradation of TSC property over time, a concurrent on-line testing architecture is offered that adjusts the input activity, addressing the absence of input values or the low frequency of their appearance (e.g., during sleep mode). During concurrent on-line testing, the inputs of the circuit under test (CUT) are, at the same time, its test vectors. This architecture tolerates possible degradation of the terms that contribute to the calculation of the totally self-checking goal (TSCG (Formula presented.)). An adaptive built-in self-test (BIST) unit is proposed that dynamically applies test vector subsets when permitted, based on the frequency of appearance of the input values. The clustering of the inputs is based on the k-means algorithm and, in combination with the ordering of the test vectors to minimize the subsets, results in partitioning the test procedure in a significantly shorter time. The comparison to other solutions used for concurrent on-line testing showed that the proposed adaptive BIST has significant advantages. It can cope with rare occurrences, or even no occurrence, of input values by enabling the BIST mechanism appropriately. The results showed that it may increase the TSCG (Formula presented.) up to almost 90% when applied during a low-power mode and present better concurrent test latency (CTL) when assumptions regarding the availability of all input values and the probability of occurrence are not realistic. © 2022 by the authors.en
dc.language.isoenen
dc.sourceElectronics (Switzerland)en
dc.source.urihttps://www.scopus.com/inward/record.uri?eid=2-s2.0-85139918036&doi=10.3390%2felectronics11193193&partnerID=40&md5=be80662d026fe7ef75dbcf7f1660ac87
dc.subjectMDPIen
dc.titleAdaptive BIST for Concurrent On-Line Testing on Combinational Circuitsen
dc.typejournalArticleen


Αρχεία σε αυτό το τεκμήριο

ΑρχείαΜέγεθοςΤύποςΠροβολή

Δεν υπάρχουν αρχεία που να σχετίζονται με αυτό το τεκμήριο.

Αυτό το τεκμήριο εμφανίζεται στις ακόλουθες συλλογές

Εμφάνιση απλής εγγραφής