Mostrar el registro sencillo del ítem

dc.creatorAdam G.K.en
dc.date.accessioned2023-01-31T07:30:22Z
dc.date.available2023-01-31T07:30:22Z
dc.date.issued2021
dc.identifier10.1504/IJHPSA.2021.119154
dc.identifier.issn17516528
dc.identifier.urihttp://hdl.handle.net/11615/70259
dc.description.abstractThis paper addresses the performance issues of multiple threads running on a multithreaded field programmable gate array (FPGA) multicore architecture, supported by a realtime variant of Linux operating system. The objective is to investigate the efficiency of running in parallel and concurrently multithreaded applications and evaluate performance metrics including execution time, speedup, response latency, and CPU and memory usage. The development platform is a 16-core architecture implemented with Nios II soft processors on an ALTERA Cyclone IV FPGA. Performance is analysed and evaluated based upon the development and implementation of an iterative algorithm for the generation and execution of multithreaded tasks. Experimental tests were executed in a number of cores configurations and threads combinations under different workloads, such as matrix multiplication and read-write operations on on-chip memory. The results confirm the validity of the proposed approach in running and evaluating efficiently multithreaded tasks in real-time with noticeable performance improvements in terms of timing features. © 2021 Inderscience Enterprises Ltd.en
dc.language.isoenen
dc.sourceInternational Journal of High Performance Systems Architectureen
dc.source.urihttps://www.scopus.com/inward/record.uri?eid=2-s2.0-85120673780&doi=10.1504%2fIJHPSA.2021.119154&partnerID=40&md5=39443f291397bdb0e87341a7ffaaa203
dc.subjectComputer operating systemsen
dc.subjectIterative methodsen
dc.subjectLogic gatesen
dc.subjectMemory architectureen
dc.subjectReal time systemsen
dc.subjectReconfigurable architecturesen
dc.subjectReconfigurable hardwareen
dc.subjectSoftware architectureen
dc.subjectEvaluation approachen
dc.subjectMulti-coresen
dc.subjectMulti-threadingen
dc.subjectMultithreadeden
dc.subjectPerformanceen
dc.subjectPerformance measurementsen
dc.subjectPerformances evaluationen
dc.subjectReal- timeen
dc.subjectReal.time operating systemen
dc.subjectRTOSen
dc.subjectField programmable gate arrays (FPGA)en
dc.subjectInderscience Publishersen
dc.titleMultithreading on reconfigurable hardware: A performance evaluation approach of a multicore FPGA architectureen
dc.typejournalArticleen


Ficheros en el ítem

FicherosTamañoFormatoVer

No hay ficheros asociados a este ítem.

Este ítem aparece en la(s) siguiente(s) colección(ones)

Mostrar el registro sencillo del ítem