A design flow for the precise identification of the worst-case voltage drop in power grid analyses
Fecha
2008Materia
Resumen
Modern IC designs contain hundreds of millions of transistors and new implementations of multi core chips take place in commercial products. Identifying worst-case voltage drop conditions in every hierarchical module supplied by the power grid is a crucial reliability problem in modern IC design. In this paper we focused our efforts on a complete design flow based on innovative results from recent research work. This approach demonstrates a new implementation of construction of the current space which is performed via plain simulation and statistical extrapolation using results from extreme value theory. Experimental results verify the potential of the estimation engine within an industrial EDA flow for performing power grid verification using a custom hierarchical design. © 2008 IEEE.
Colecciones
Ítems relacionados
Mostrando ítems relacionados por Título, autor o materia.
-
Precise identification of the worst-case voltage drop conditions in power grid verification
Evmorfopoulos, N.; Karampatzakis, D.; Stamoulis, G. (2006)Identifying worst-case voltage drop conditions in every module supplied by the power grid is a crucial problem in modern IC design. In this paper we develop a novel methodology for power grid verification which is based ... -
Fast Transform-based preconditioners for large-scale power grid analysis on massively parallel architectures
Daloukas, K.; Evmorfopoulos, N.; Drasidis, G.; Tsiampas, M.; Tsompanopoulou, P.; Stamoulis, G. I. (2012)Efficient analysis of massive on-chip power delivery networks is among the most challenging problems facing the EDA industry today. In this paper, we present a new preconditioned iterative method for fast DC and transient ... -
Characterization of the worst-case current waveform excitations in general RLC-model power grid analysis
Evmorfopoulos, N.; Rammou, M. A.; Stamoulis, G.; Moondanos, J. (2010)Validating the robustness of power distribution in modem IC design is a crucial but very difficult problem, due to the vast number of possible working modes and the high, operating frequencies which necessitate the modeling ...