• English
    • Ελληνικά
    • Deutsch
    • français
    • italiano
    • español
  • italiano 
    • English
    • Ελληνικά
    • Deutsch
    • français
    • italiano
    • español
  • Login
Mostra Item 
  •   DSpace Home
  • Επιστημονικές Δημοσιεύσεις Μελών ΠΘ (ΕΔΠΘ)
  • Δημοσιεύσεις σε περιοδικά, συνέδρια, κεφάλαια βιβλίων κλπ.
  • Mostra Item
  •   DSpace Home
  • Επιστημονικές Δημοσιεύσεις Μελών ΠΘ (ΕΔΠΘ)
  • Δημοσιεύσεις σε περιοδικά, συνέδρια, κεφάλαια βιβλίων κλπ.
  • Mostra Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Tutto DSpace
  • Archivi & Collezioni
  • Data di pubblicazione
  • Autori
  • Titoli
  • Soggetti

Implementation of a wide-angle lens distortion correction algorithm on the cell broadband engine

Thumbnail
Autore
Daloukas, K.; Antonopoulos, C. D.; Bellas, N.
Data
2009
DOI
10.1145/1542275.1542283
Soggetto
Cell B.E.
Heterogeneous multi-core processors
Image warping
Parallel programming
Real-time
Stencil computation
A-frames
Cell Broadband Engine
CELL processor
Conventional camera
Data reuse
Data-level parallelism
Distorted images
Field of views
Heterogeneous multicore
Main memory
Memory wall
Non-linear
On chip memory
Potential applications
Real-time corrections
Source level
Stencil computations
Streaming memory
Video teleconferencing
Wide-angle lens
Cameras
Intelligent control
Lenses
Microprocessor chips
Virtual reality
Weaving
Mostra tutti i dati dell'item
Abstract
Wide-angle lenses are often used in scientific or virtual reality applications to enlarge the field of view of a conventional camera. Wide-angle lens distortion correction is an image warping application which transforms the distorted images back to the natural-looking, central perspective space. This application is characterized by a non-linear streaming memory access pattern that makes main memory bandwidth a key performance limiter. This paper presents the implementation, optimization and evaluation of a wide-angle lens distortion correction algorithm on the Cell Broadband Engine. Cell is a heterogeneous multi-core processor that has been architected to accelerate applications with large degree of thread- and data-level parallelism. We alleviate the 'memory wall' inefficiencies by applying source level optimizations such as tiling to better utilize the on-chip memory of the SPE, and maximize data reuse within a frame of pixel data. Using these transformations on the Cell processor, we are able to achieve a 7.27x speedup compared to a Core2 Duo processor, and enable potential applications such as real-time correction for video teleconferencing using cameras with wide-angle lenses. To the best of our knowledge, this is the first paper to describe the mapping and optimization of an image warping application to the Cell BE architecture. Copyright 2009 ACM.
URI
http://hdl.handle.net/11615/26865
Collections
  • Δημοσιεύσεις σε περιοδικά, συνέδρια, κεφάλαια βιβλίων κλπ. [19735]
htmlmap 

 

Ricerca

Tutto DSpaceArchivi & CollezioniData di pubblicazioneAutoriTitoliSoggettiQuesta CollezioneData di pubblicazioneAutoriTitoliSoggetti

My Account

LoginRegistrazione
Help Contact
DepositionAboutHelpContattaci
Choose LanguageTutto DSpace
EnglishΕλληνικά
htmlmap