Όλο το DSpace

Πλοήγηση ανά Θέμα "Post layout simulation"

Αποτελέσματα 1-2 από 2

    • Low power general purpose loop acceleration for NDP applications 

      Tziouvaras A., Dimitriou G., Foukalas F., Stamoulis G. (2020)
      Modern processor architectures face a throughput scaling problem as the performance bottleneck shifts from the core pipeline to the data transfer operations between the dynamic random access memory (DRAM) and the processor ...

    • Phase Interpolator with Improved Linearity 

      Souliotis G., Laoudias C., Plessas F., Terzopoulos N. (2016)
      An analog phase interpolator with improved step linearity is presented in this paper. The linearity is improved by setting the time constant of the output nodes in suitable value and by employing a fine trimming technique. ...