All of DSpace

Browsing by Subject "Quality loss"

Now showing items 1-2 of 2

    • Exploiting Net Connectivity in Legalization and Detailed Placement Scenarios 

      Dadaliaris A., Kranas G., Oikonomou P., Floros G., Dossis M. (2022)
      Standard-cell placement is the fundamental step in a typical VLSI/ASIC design flow. Its result, paired with the outcome of the routing procedure can be the decisive factor in rendering a design manufacturable. Global ...

    • Variations on a Connectivity-based Legalizer for Standard Cell Design 

      Dadaliaris A.N., Kranas G.K., Oikonomou P., Dossis M. (2021)
      Legalization is considered the most significant step in a placement correlated standard cell design flow as moving cells towards legal positions to avoid overlap among them may escalate the overall wire length. Monolithic ...