• English
    • Ελληνικά
    • Deutsch
    • français
    • italiano
    • español
  • italiano 
    • English
    • Ελληνικά
    • Deutsch
    • français
    • italiano
    • español
  • Login
Mostra Item 
  •   DSpace Home
  • Επιστημονικές Δημοσιεύσεις Μελών ΠΘ (ΕΔΠΘ)
  • Δημοσιεύσεις σε περιοδικά, συνέδρια, κεφάλαια βιβλίων κλπ.
  • Mostra Item
  •   DSpace Home
  • Επιστημονικές Δημοσιεύσεις Μελών ΠΘ (ΕΔΠΘ)
  • Δημοσιεύσεις σε περιοδικά, συνέδρια, κεφάλαια βιβλίων κλπ.
  • Mostra Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Tutto DSpace
  • Archivi & Collezioni
  • Data di pubblicazione
  • Autori
  • Titoli
  • Soggetti

Data Flow Obfuscation: A New Paradigm for Obfuscating Circuits

Thumbnail
Autore
Zamiri Azar K., Kamali H.M., Roshanisefat S., Homayoun H., Sotiriou C.P., Sasan A.
Data
2021
Language
en
DOI
10.1109/TVLSI.2021.3060345
Soggetto
Timing circuits
Asynchronicity
Asynchronous circuits
Combinational cycles
Data flow
Low overhead
Scan chain
State of the art
Test flows
Data transfer
Institute of Electrical and Electronics Engineers Inc.
Mostra tutti i dati dell'item
Abstract
In this article, unlike almost all state-of-The-Art obfuscation solutions that focus on functional/logic obfuscation, we introduce a new paradigm, called data flow obfuscation, which exploits the essence of asynchronicity. In data flow obfuscation, by benefiting from the handshaking mechanism of asynchronous circuits, the system's FFs/latches will operate out of sync. Hence, the adversary has no sufficient knowledge to apply unrolling/BMC. Also, due to the inherited asynchronicity, the exact time of writing/capturing data into/from the scan chain becomes hidden. Hence, the SAT attack cannot be applied even while scan chain access is open. Moreover, our new proposed paradigm creates stateful/oscillating combinational cycles into the design which extensively boosts the difficulty of modeling this technique. We also demonstrate how data flow obfuscation could easily be integrated with any circuit at low overhead while there is no limitation such as compromising test flow. © 1993-2012 IEEE.
URI
http://hdl.handle.net/11615/80948
Collections
  • Δημοσιεύσεις σε περιοδικά, συνέδρια, κεφάλαια βιβλίων κλπ. [19743]
htmlmap 

 

Ricerca

Tutto DSpaceArchivi & CollezioniData di pubblicazioneAutoriTitoliSoggettiQuesta CollezioneData di pubblicazioneAutoriTitoliSoggetti

My Account

LoginRegistrazione
Help Contact
DepositionAboutHelpContattaci
Choose LanguageTutto DSpace
EnglishΕλληνικά
htmlmap