Accelerating Electromigration Stress Analysis Using Low-Rank Balanced Truncation
Datum
2022Language
en
Schlagwort
Zusammenfassung
Electromigration (EM) has become one of the most significant challenges considering longterm reliability in integrated circuit design. The problem is caused by the large current density in circuit interconnections. However, in most cases, we are interested in the EM stress at specific points of the interconnect, such as vias and boundaries. As a result, Model Order Reduction (MOR) techniques can provide attractive methodologies to reduce the complexity of the original systems. System-theoretic techniques like Balanced Truncation (BT) offer very reliable bounds for the approximation error, compared to moment-matching methods. In this paper, we apply a computationally efficient low-rank BT procedure based on the extended Krylov subspace method, that can handle large-scale models and significantly accelerate the EM stress analysis. Experimental results on the industrial IBM power grid benchmarks demonstrate that our method can achieve a speedup up to 238× over a standard transient analysis method and a speedup up to 15× over COMSOL, while exhibiting negligible error. © 2022 IEEE.
Collections
Verwandte Dokumente
Anzeige der Dokumente mit ähnlichem Titel, Autor, Urheber und Thema.
-
A Sparsity-Aware MOR Methodology for Fast and Accurate Timing Analysis of VLSI Interconnects
(2019)Signoff timing analysis is essential in order to verify the proper operation of VLSI circuits. As process technologies scale down towards nanometer regimes, the fast and accurate timing analysis of interconnects has become ... -
Large scale circuit simulation exploiting combinatorial multigrid on massively parallel architectures
(2018)The complexity of modern very large scale integrated circuits renders circuit simulation very essential in the design process, as it is the only feasible way to verify circuit's behaviour prior to manufacturing. The heart ... -
Instruction-based timing analysis in pipelined processors
(2019)Traditional timing analysis techniques for microprocessor design are based on the static analysis approach, in which clock frequency is set in accord with the worst-case delay in the processor circuit operation, regardless ...