SCIZER: A scalable placement visualizer/analyzer
Date
2017Language
en
Keyword
Abstract
The major design challenges of ASIC design, like power dissipation, timing, voltage-drop, interconnect and reliability are tackled during the Physical Design phase of any flow. The placement procedure can significantly modify parts of the design and consequently metrics relevant to the aforementioned challenges. Text reports cannot always generate useful insight based solely on these metrics. Design visualization can be of utmost importance in deciding if the placement strategy followed is leading to fruition. In this paper we present a placement visualizer/analyzer that helps capture the most critical aspects of a placed design and empowers the user to draw safer conclusions concerning the quality of the final result. © 2017 TEI OF WESTERN MacEdonia.
Collections
Related items
Showing items related by title, author, creator and subject.
-
Shortening design time through multiplatform simulations with a portable OpenCL golden-model: The LDPC decoder case
Falcao, G.; Owaida, M.; Novo, D.; Purnaprajna, M.; Bellas, N.; Antonopoulos, C. D.; Karakonstantis, G.; Burg, A.; Ienne, P. (2012)Hardware designers and engineers typically need to explore a multi-parametric design space in order to find the best configuration for their designs using simulations that can take weeks to months to complete. For example, ... -
Augmented Bridges: Investigating the potential of augmented reality for the design of configurable bridges
Symeonidou I., Weissenböck R., Efstathiadis A. (2022)The paper expands on the potential of using Augmented Reality (AR) for the design and customization of bridges. Following a literature review on the use of AR in architectural design, and in particular in design education, ... -
Power, performance and area prediction of 3D ICs during early stage design exploration in 45nm
Toufexis, F.; Papanikolaou, A.; Soudris, D.; Stamoulis, G.; Bantas, S. (2011)In this work, the impact of across-chip temperature and power supply voltage variations, on performance predictions in 3D ICs, is investigated. To make this possible, a novel design flow is proposed to perform design ...