dc.creator | Bountas D., Evmorfopoulos N., Dimitriou G., Dadaliaris A., Floros G., Stamoulis G. | en |
dc.date.accessioned | 2023-01-31T07:39:50Z | |
dc.date.available | 2023-01-31T07:39:50Z | |
dc.date.issued | 2021 | |
dc.identifier | 10.1145/3503823.3503881 | |
dc.identifier.isbn | 9781450395557 | |
dc.identifier.uri | http://hdl.handle.net/11615/71985 | |
dc.description.abstract | A statistical approach for the estimation of maximum and minimum leakage power in CMOS Very Large Scale Integration (VLSI) circuits is proposed in this paper. The approach is based on the discipline of statistics known as extreme value theory, and incorporates some important recent developments that have appeared in the literature. Experiments upon standard benchmark circuits show that estimates with a relative error of 5% on average (at a 99.99% confidence level) can be easily attained using no more than 3000 input vectors in all occasions. © 2021 ACM. | en |
dc.language.iso | en | en |
dc.source | ACM International Conference Proceeding Series | en |
dc.source.uri | https://www.scopus.com/inward/record.uri?eid=2-s2.0-85125658541&doi=10.1145%2f3503823.3503881&partnerID=40&md5=3dd29432b34817e217b06a774af36f8d | |
dc.subject | CMOS integrated circuits | en |
dc.subject | Computer aided design | en |
dc.subject | VLSI circuits | en |
dc.subject | Benchmark circuit | en |
dc.subject | Confidence levels | en |
dc.subject | Extreme value theory | en |
dc.subject | Leakage power | en |
dc.subject | Power bounds | en |
dc.subject | Power integrity | en |
dc.subject | Relative errors | en |
dc.subject | Statistical approach | en |
dc.subject | Statistical estimation | en |
dc.subject | Very-large-scale integration circuits | en |
dc.subject | Timing circuits | en |
dc.subject | Association for Computing Machinery | en |
dc.title | Statistical Estimation of Leakage Power Bounds in CMOS VLSI Circuits | en |
dc.type | conferenceItem | en |