Tout DSpace

Parcourir par sujet "Process Technologies"

Voici les éléments 1-2 de 2

    • A Sparsity-Aware MOR Methodology for Fast and Accurate Timing Analysis of VLSI Interconnects 

      Garyfallou D., Antoniadis C., Evmorfopoulos N., Stamoulis G. (2019)
      Signoff timing analysis is essential in order to verify the proper operation of VLSI circuits. As process technologies scale down towards nanometer regimes, the fast and accurate timing analysis of interconnects has become ...

    • TKtimer: Fast & accurate clock network pessimism removal 

      Kalonakis, C.; Antoniadis, C.; Giannakou, P.; Dioudis, D.; Pinitas, G.; Stamoulis, G. (2015)
      As integrated circuit process technology progresses into the deep sub-micron region, the phenomenon of process variation has a growing impact on the design and analysis of digital circuits and more specifically in the ...