Tout DSpace

Parcourir par sujet "CMOS integrated circuits"

Voici les éléments 1-8 de 8

    • A 76-84 GHz CMOS × Subharmonic Mixer with Internal Phase Correction 

      Plessas F., Souliotis G., Makri R. (2018)
      A CMOS 4\times subharmonic mixer (SHM) with an internal phase error correction mechanism operating at mm-wave frequencies is proposed in this paper. The SHM operates with a 81-GHz RF input signal and a 20-GHz local oscillator ...

    • Buck-Boost Charge Pump based DC-DC converter 

      Keramida E., Souliotis G., Vlassis S., Plessas F. (2022)
      A dual mode buck-boost charge pump is presented in this paper. The two modes, buck and boost, of the CP can be used by the same circuit for degrading or elevating the output voltage, respectively, compared to the input. ...

    • A low-power CMOS VLSI circuit for signal conditioning in integrated capacitive sensors 

      Dimitropulos, P. D.; Nikolaidis, S. P.; Karampatzakis, D. P.; Stamoulis, G. I. (2004)
      Capacitive sensor manufacturing processes are rarely compatible with CMOS technologies and, thus, monolithic integration of sensing device and signal-conditioning IC is often not possible. Multi-chip packaging and wire ...

    • A Placement-Aware Soft Error Rate Estimation of Combinational Circuits for Multiple Transient Faults in CMOS Technology 

      Paliaroutis G.I., Tsoumanis P., Evmorfopoulos N., Dimitriou G., Stamoulis G.I. (2019)
      A considerable disadvantage that comes with the downscaling of the CMOS technology is the ever-increasing susceptibility of Integrated Circuits (ICs) to soft errors. Therefore, the study of the radiation-induced transient ...

    • Power detector based on voltage squaring 

      Vlassis S., Gialenios G., Souliotis G., Plessas F. (2019)
      This paper presents a novel power detector using a voltage squaring circuit as power sensing element. The proposed solution features low power capabilities, extendable input range and low distortion. The circuit is designed ...

    • Statistical Estimation of Leakage Power Bounds in CMOS VLSI Circuits 

      Bountas D., Evmorfopoulos N., Dimitriou G., Dadaliaris A., Floros G., Stamoulis G. (2021)
      A statistical approach for the estimation of maximum and minimum leakage power in CMOS Very Large Scale Integration (VLSI) circuits is proposed in this paper. The approach is based on the discipline of statistics known as ...

    • Ultra Low-Voltage Current Squaring and Multiplier 

      Vlassis S., Souliotis G., Plessas F. (2019)
      This paper presents the designs of analog CMOS current squaring circuit and four-quadrant multiplier which are capable for operation under ultra-low supply voltage. The design approach is based on CMOS devices operated in ...

    • A variable gain wideband CMOS low-noise amplifier for 75 MHz-3 GHz wireless receivers 

      Vassou, C.; Plessas, F.; Terzopoulos, N. (2013)
      A wideband CMOS variable gain low noise amplifier suitable for multi-standard radio applications between 75 MHz and 3 GHz is presented. Wideband matching to 50 Ohm (single ended) is achieved using a common-drain feedback ...