Πλοήγηση ανά Συγγραφέα "Pleros, N."
-
High-speed optical cache memory as single-level shared cache in chip-multiprocessor architectures
Maniotis, P.; Gitzenis, S.; Tassiulas, L.; Pleros, N. (2015)We present an optical bus-based Chip Multiprocessor architecture where the processing cores share an optical single-level cache unit. Physically, the optical cache is implemented externally in a separate chip located next ... -
A novel chip-multiprocessor architecture with optically interconnected shared L1 optical cache memory
Maniotis, P.; Gitzenis, S.; Tassiulas, L.; Pleros, N. (2014)We demonstrate a system-level CMP architecture where optical cache memories are shared among multiple processing cores through optical buses. System-level simulations show 25-45% execution time improvement and significant ...