Adjusting the parameters of metal oxide gapless surge arresters' equivalent circuits using the harmony search method
Data
2017Language
en
Soggetto
Abstract
The appropriate circuit modeling of metal oxide gapless surge arresters is critical for insulation coordination studies. Metal oxide arresters present a dynamic behavior for fast front surges; namely, their residual voltage is dependent on the peak value, as well as the duration of the injected impulse current, and should therefore not only be represented by non-linear elements. The aim of the current work is to adjust the parameters of the most frequently used surge arresters' circuit models by considering the magnitude of the residual voltage, as well as the dissipated energy for given pulses. In this aim, the harmony search method is implemented to adjust parameter values of the arrester equivalent circuit models. This functions by minimizing a defined objective function that compares the simulation outcomes with the manufacturer's data and the results obtained from previous methodologies. © 2017 by the authors. Licensee MDPI, Basel, Switzerland.
Collections
Related items
Showing items related by title, author, creator and subject.
-
A Sparsity-Aware MOR Methodology for Fast and Accurate Timing Analysis of VLSI Interconnects
Garyfallou D., Antoniadis C., Evmorfopoulos N., Stamoulis G. (2019)Signoff timing analysis is essential in order to verify the proper operation of VLSI circuits. As process technologies scale down towards nanometer regimes, the fast and accurate timing analysis of interconnects has become ... -
A Placement-Aware Soft Error Rate Estimation of Combinational Circuits for Multiple Transient Faults in CMOS Technology
Paliaroutis G.I., Tsoumanis P., Evmorfopoulos N., Dimitriou G., Stamoulis G.I. (2019)A considerable disadvantage that comes with the downscaling of the CMOS technology is the ever-increasing susceptibility of Integrated Circuits (ICs) to soft errors. Therefore, the study of the radiation-induced transient ... -
Statistical Estimation of Leakage Power Bounds in CMOS VLSI Circuits
Bountas D., Evmorfopoulos N., Dimitriou G., Dadaliaris A., Floros G., Stamoulis G. (2021)A statistical approach for the estimation of maximum and minimum leakage power in CMOS Very Large Scale Integration (VLSI) circuits is proposed in this paper. The approach is based on the discipline of statistics known as ...