Mostra i principali dati dell'item
Accelerating Electromigration Stress Analysis Using Low-Rank Balanced Truncation
dc.creator | Axelou O., Floros G., Evmorfopoulos N., Stamoulis G. | en |
dc.date.accessioned | 2023-01-31T07:34:50Z | |
dc.date.available | 2023-01-31T07:34:50Z | |
dc.date.issued | 2022 | |
dc.identifier | 10.1109/SMACD55068.2022.9816314 | |
dc.identifier.isbn | 9781665467032 | |
dc.identifier.uri | http://hdl.handle.net/11615/71014 | |
dc.description.abstract | Electromigration (EM) has become one of the most significant challenges considering longterm reliability in integrated circuit design. The problem is caused by the large current density in circuit interconnections. However, in most cases, we are interested in the EM stress at specific points of the interconnect, such as vias and boundaries. As a result, Model Order Reduction (MOR) techniques can provide attractive methodologies to reduce the complexity of the original systems. System-theoretic techniques like Balanced Truncation (BT) offer very reliable bounds for the approximation error, compared to moment-matching methods. In this paper, we apply a computationally efficient low-rank BT procedure based on the extended Krylov subspace method, that can handle large-scale models and significantly accelerate the EM stress analysis. Experimental results on the industrial IBM power grid benchmarks demonstrate that our method can achieve a speedup up to 238× over a standard transient analysis method and a speedup up to 15× over COMSOL, while exhibiting negligible error. © 2022 IEEE. | en |
dc.language.iso | en | en |
dc.source | Proceedings - 2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuit Design, SMACD 2022 | en |
dc.source.uri | https://www.scopus.com/inward/record.uri?eid=2-s2.0-85134783523&doi=10.1109%2fSMACD55068.2022.9816314&partnerID=40&md5=b684307b741da5d07fe90788919ef1bc | |
dc.subject | Electric power transmission networks | en |
dc.subject | Integrated circuit interconnects | en |
dc.subject | Integrated circuit manufacture | en |
dc.subject | Reliability analysis | en |
dc.subject | Stress analysis | en |
dc.subject | Timing circuits | en |
dc.subject | Transient analysis | en |
dc.subject | Approximation errors | en |
dc.subject | Balanced truncation | en |
dc.subject | Circuit interconnections | en |
dc.subject | Hydrostatic stress | en |
dc.subject | Integrated circuit reliability | en |
dc.subject | Large current density | en |
dc.subject | Model order reduction | en |
dc.subject | Order reduction techniques | en |
dc.subject | Original systems | en |
dc.subject | Stresses analysis | en |
dc.subject | Electromigration | en |
dc.subject | Institute of Electrical and Electronics Engineers Inc. | en |
dc.title | Accelerating Electromigration Stress Analysis Using Low-Rank Balanced Truncation | en |
dc.type | conferenceItem | en |
Files in questo item
Files | Dimensione | Formato | Mostra |
---|---|---|---|
Nessun files in questo item. |