Όλο το DSpace

Πλοήγηση ανά Θέμα "Manufacturing process variations"

Αποτελέσματα 1-1 από 1

    • EVT-based worst case delay estimation under process variation 

      Antoniadis C., Garyfallou D., Evmorfopoulos N., Stamoulis G. (2018)
      Manufacturing process variation in sub-20nm processes has introduced ever increasing overhead in Static Timing Analysis (STA) in order to guarantee the reliable operation of the circuit. Chip designers apply corner-based ...