Browsing by Subject "VLSI interconnects"
Now showing items 1-1 of 1
-
Gate Delay Estimation with Library Compatible Current Source Models and Effective Capacitance
(2021)As process geometries shrink below 45 nm, accurate and efficient gate-level timing analysis becomes even more challenging. Modern VLSI interconnects are more resistive, signals no longer resemble saturated ramps, and gate ...