Browsing by Subject "Functional gates"
Now showing items 1-1 of 1
-
Static Timing Analysis Induced Simulation Errors for Asynchronous Circuits
(2021)In this paper, we demonstrate that conventional Static Timing Anaysis (STA) based, functional, gate-level simulation of asynchronous circuits with cycles is only as accurate as the STA engine used. This is, firstly because ...