Auflistung Nach Schlagwort "Topological adjacency"
Anzeige der Dokumente 1-1 von 1
-
SER analysis of multiple transient faults in combinational logic
(2016)In the VLSI field, reliability of chips is a major issue and it becomes more significant considering the continuous technology down-scaling. Modern chips are extremely sensitive to various factors such as radiation and, ...