Supporting multitasking of pipelined computations on embedded parallel processor arrays
Ημερομηνία
2009Λέξη-κλειδί
Επιτομή
This paper presents software support that enables seamless task restructuring and load balancing of pipelined applications at runtime, making it possible to dynamically pick the stages that will be executed as separate tasks on distinct CPUs, depending on the currently available resources and the execution context. This functionality is integrated in a development and execution framework for pipelined applications targeted at reconfigurable (in terms of interconnections), heterogeneous (in terms of architecture and/or clock speed), distributed memory, embedded Parallel Processor Arrays (PPAs). The primary motivation for this work is to support the use of PPA on-chip architectures, which are currently considered as dedicated accelerators, in a multitasking execution context where the available processor cores are distributed among concurrently executing applications. As a proof-of-concept, we discuss the execution of two pipelined applications on an FPGA-based prototype platform that features Xilinx Microblaze soft processor arrays. © 2009 IEEE.
Collections
Related items
Showing items related by title, author, creator and subject.
-
Implementation and performance analysis of SEAL encryption on FPGA, GPU and multi-core processors
Theoharoulis, K.; Antoniadis, C.; Bellas, N.; Antonopoulos, C. D. (2011)Accelerators, such as field programmable gate arrays (FPGAs) and graphics processing units (GPUs), are special purpose processors designed to speed up compute-intensive sections of applications. FPGAs are highly customizable, ... -
Extracting coarse-grained pipelined parallelism out of sequential applications for parallel processor arrays
Syrivelis, D.; Lalis, S. (2009)We present development and runtime support for building application specific data processing pipelines out of sequential code, and for executing them on a general purpose platform that features a reconfigurable Parallel ... -
Implementation of the AVS Video Decoder on a Heterogeneous Dual-Core SIMD Processor
Koziri, M.; Zacharis, D.; Katsavounidis, I.; Bellas, N. (2011)Multi-core Application Specific Instruction Processors (ASIPs) are increasingly used in multimedia applications due to their high performance and programmability. Nonetheless, their efficient use requires extensive ...