• English
    • Ελληνικά
    • Deutsch
    • français
    • italiano
    • español
  • Deutsch 
    • English
    • Ελληνικά
    • Deutsch
    • français
    • italiano
    • español
  • Einloggen
Dokumentanzeige 
  •   DSpace Startseite
  • Επιστημονικές Δημοσιεύσεις Μελών ΠΘ (ΕΔΠΘ)
  • Δημοσιεύσεις σε περιοδικά, συνέδρια, κεφάλαια βιβλίων κλπ.
  • Dokumentanzeige
  •   DSpace Startseite
  • Επιστημονικές Δημοσιεύσεις Μελών ΠΘ (ΕΔΠΘ)
  • Δημοσιεύσεις σε περιοδικά, συνέδρια, κεφάλαια βιβλίων κλπ.
  • Dokumentanzeige
JavaScript is disabled for your browser. Some features of this site may not work without it.
Gesamter Bestand
  • Bereiche & Sammlungen
  • Erscheinungsdatum
  • Autoren
  • Titeln
  • Schlagworten

Constant delay systolic binary counter with variable size cellular automaton based prescaler

Thumbnail
Autor
Chioktour V., Kakarountas A.
Datum
2021
Language
en
DOI
10.1016/j.compeleceng.2021.107291
Schlagwort
Delay circuits
Digital circuits
Binary counters
Cellular automatons
Constant delays
Counter
High-throughput
One dimension
Prescalers
Radix 2
Systolic structures
Variable sizes
Cellular automata
Elsevier Ltd
Zur Langanzeige
Zusammenfassung
An One-Dimension (1D) Cellular Automaton (CA) is studied as a generator for the radix-2 sequence, presenting suitable characteristics for the design of a fast and constant delay synchronous digital counter. The main contribution of this work is the proposal of a new type of synchronous digital counters including a CA-based prescaler and consecutive counting modules of various configurations (in terms of bitlength, speed and area requirements) to result in a modular and systolic counting structure with the minimum redundant hardware and low-power operation. It is the first time that a thorough exploration of the 1D CA rule 102 is offered and considered as the prescaler of a systolic counter of heterogeneous modules in size, achieving the desired constant delay characteristic with low area/power penalty. The proposed counter, compared to hard Intellectual Property (IP) cores, presents up to 90% enhancement of speed for 9.37%–33.0% area penalty for reconfigurable technologies. © 2021 Elsevier Ltd
URI
http://hdl.handle.net/11615/72800
Collections
  • Δημοσιεύσεις σε περιοδικά, συνέδρια, κεφάλαια βιβλίων κλπ. [19743]
htmlmap 

 

Stöbern

Gesamter BestandBereiche & SammlungenErscheinungsdatumAutorenTitelnSchlagwortenDiese SammlungErscheinungsdatumAutorenTitelnSchlagworten

Mein Benutzerkonto

EinloggenRegistrieren
Help Contact
DepositionAboutHelpKontakt
Choose LanguageGesamter Bestand
EnglishΕλληνικά
htmlmap